

**IN THE CLAIMS**

Claims 1-2 (Cancelled)

3. (Previously Presented) A circuit design method executed by a computer for designing a processing circuit for applying a plurality of different first processings to predetermined data comprising:

a first step of identifying second processings performing the same processing on the same data in pluralities of second processings forming each of said plurality of different first processings;

a second step of designing a processing circuit comprising a first processing circuit shared by said plurality of different first processings and performing said second processings identified in said first step, and a second processing circuit for performing processings other than said second processings identified in said first step in said pluralities of second processings forming each of said plurality of different first processings; and

when said plurality of different first processings are processings applying first linear transforms to said predetermined data different predetermined number of times, a third step of defining a second linear transform by combining a number of first linear transforms corresponding to a predetermined number of times of processing for each of the plurality of different first processings,

wherein said first step further comprises identifying said second processings performing the same processing on the same data among said plurality of second processings forming said second linear transform defined for each of said plurality of different first processings at said third step.

4. (Previously Presented) The circuit design method as set forth in claim 3, further comprising, in said second step, designing said processing circuit so as to perform said plurality of different first processings in parallel on said predetermined data based on said second linear transforms defined in said third step.

5. (Previously Presented) The circuit design method as set forth in claim 3, wherein:  
said predetermined data is expressed by a vector by a predetermined base on a  
predetermined linear space, and  
said predetermined linear transforms are transforms defined on said linear space.

6. (Previously Presented) The circuit design method as set forth in claim 5, further  
comprising, when said predetermined linear space is indicated by the following (3-1), data "a" of  
the predetermined data is indicated as an m-dimensional vector by the following (3-4) when  
using the base shown in the following (3-2) as the predetermined base and said data "a" is  
indicated as in the following (3-3), said first linear transform is defined as a linear transform D  
on the linear space shown in the following (3-1), data "b" of the result of the above plurality of  
processings is shown as a k-dimensional vector by the following (3-5), and data bi indicating the  
results of the processings forming the data "b" shown in the following (3-5) is shown as a di-  
dimensional vector by the following (3-6),

defining matrix M comprised by di rows and "m" columns, performing said second linear  
transforms, and shown by the following (3-7) in said third step and  
identifying said second processings performing the same processing on the same data among  
said plurality of second processings based on the following (3-7) defined in said third step,

where, "m" and di are integers of 2 or more, the predetermined number of times  
corresponding to at least one of the above plurality of processings is 2 or more, and "k" is an  
integer of 2 or more:

Linear space  $Fg^m$  (3-1)

$\{\gamma_1, \gamma_2, \dots, \gamma_m\}$  (3-2)

$a=a_1\gamma_1+a_2\gamma_2+\dots a_m\gamma_m$  (3-3)

$$a = \begin{pmatrix} a_1 \\ a_2 \\ \vdots \\ \vdots \\ a_m \end{pmatrix} \quad (3-4)$$

$$b = \begin{pmatrix} b_1 \\ b_2 \\ \vdots \\ \vdots \\ b_k \end{pmatrix} \quad (3-5)$$

$$b_i = \begin{pmatrix} b_{i,1} \\ b_{i,2} \\ \vdots \\ \vdots \\ b_{i,d_i} \end{pmatrix} \quad (3-6)$$

$$M = \begin{pmatrix} D \\ D^2 \\ \vdots \\ \vdots \\ D^K \end{pmatrix} \quad (3-7)$$

7. (Previously Presented) The circuit design method as set forth in claim 6, wherein when using the base shown by the following (3-8) as said predetermined base and said data "a" is shown as in the following (3-9), said data "a" is shown by the following (3-10) as an m-dimensional vector:

$$\{1, \gamma, \gamma^2, \dots, \gamma^{m-1}\} \quad (3-8)$$

$$a = a_0 + a_1\gamma + a_2\gamma^2 + a_3\gamma^3 + \dots + a_{m-1}\gamma^{m-1} \quad (3-9)$$

$$a = \begin{pmatrix} a_0 \\ a_1 \\ a_2 \\ \vdots \\ a_{m-1} \end{pmatrix} \quad (3-10)$$

8. (Previously Presented) The circuit design method as set forth in claim 6, wherein said third step defines said matrix M comprised of said matrixes D for performing  $\gamma^r$ -times multiprocessing based on the dimension  $\gamma$  on said linear space.

Claims 9-10 (Cancelled)